

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	28	OSCILLAT\$3 and varies and based and word adj line and control and pulse and enable and widened and active adj mode	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:10
L2	2	1 and stand-by	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 15:56
L3	1	1 and standby	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 15:56
L4	2	2 or 3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 15:56
L5	0	oscillation adj signal and memory	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:11
L6	5311929	1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:11
L7	2786	oscillation adj signal and memory	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:11
L8	679	7 and varies and mode	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:12

L9	76	8 and word adj line	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:12
L10	60	9 and pulse	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:13
L11	2	10 and active adj mode and stand-by	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:13
L12	2	10 and active adj mode and standby	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:13
L13	21	10 and active and standby	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:21
L14	0	13 and word adj enable	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:21
L15	4	13 and word adj line adj enable	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/20 16:21

☺☺; 7-20-2005"

@PJL SET JOBATTR="JobAcct1=TLe3"

@PJL SET JOBATTR="JobAcct2=WS08922


Timer circuit and semiconductor memory incorporating the timer circuit

[0001] The present invention relates to a timer circuit and a refresh control circuit having the timer circuit as well as a semiconductor memory device integrating the timer circuit, and more particularly to a word pulse generating circuit.

[0002] DRAM is provided with memory cells, each of which comprises a data storage capacitor and a data transfer transistor. For storing data into the memory cell, a voltage corresponding to a logic value ("1" or "0") of the storage data is applied to the data storage capacitor to store a charge according to this voltage. In this data storage capacitor, a variety of current leak path is present, which causes that the charge accumulated in the data storage capacitor is gradually decreased over times, resulting in a deterioration of the data stored in the memory cell. For this reason, DRAM performs a cyclic or periodic refresh operation for refreshing the data of the memory cells.

[0003] There is a variety of refresh methods, for example, a CAS before RAS for supplying, from outside, a necessary signal for refresh and an auto-refresh for refreshing in accordance with an address internally generated upon receiving an externally supplied trigger, and further a self-refresh for automatically refreshing inside. The semiconductor **memory** device utilizing the above-described self-refresh method integrates a timer circuit for generating a clock signal with a constant cycle, so that the lock signal generated by this timer circuit is counted to obtain a refresh timing without any external control.

[0007] The current mirror circuit comprises three n-channel MOS transistors N1.about.N3 and two p-channel MOS transistors P1 and P2. The current mirror circuit controls a secondary current based on a primary current which flows through the above-described primary side load resistance RR. An input side of the ring oscillator is connected to a secondary side of the current mirror circuit, so that the ring oscillator acts as a load to the secondary side of the current mirror circuit. The ring oscillator comprises three inverters I1.about.I3 which are connected in ring-shape. Delay-purpose capacitors C1.about.C3 are respectively connected to output ports of the inverters I1.about.I3. An input port of the buffer circuit B is connected to an output port of the inverter I3, so that the buffer circuit B receives an input of an oscillation signal outputted from the inverter I3, and outputs a clock signal



115: (4) 13 and word... | US 5461591 A | Tag: S | Doc: 4/4 | Format: KWIC

In this conventional technique, when the chip is in the **standby** state, most transistors are turned off, and only equalizers and some transistors operate, so that the leakage rate is relatively small. Under this condition, only the first Vbb generator Vbb-G1 which has a small driving capacity is driven, so that the power consumption can be reduced. Meanwhile, when the chip is **active**, or when the Vbb voltage level is below the predetermined level ($\sim 3 V_{th}$), the second Vbb generator Vbb-G2 which has a large driving capacity is driven, so that the increase of the Vbb voltage due to the large current leakage through the driving of a large number of transistors can be prevented.

Brief Summary Text - BSTX (19):
 The above described voltage generator for use in a conventional semiconductor **memory** device has a fixed oscillation period, and, therefore, it cannot accurately operate against the current leakage in a plurality of transistors in which the operation conditions are varied in the case of the **active and standby** conditions. That is, the oscillating frequency is decided by calculating the average of the current leakage. Further, the peak current for driving the large pumping capacitor becomes very high, thereby causing large voltage variations, as well as aggravating the reliability of the semiconductor **memory** device.

Brief Summary Text - BSTX (22):
 Therefore, it is an object of the present invention to provide a voltage generator for use in a semiconductor **memory** device in which the oscillating period is controlled during the pumping operation to adjust the power generation pumped per unit of time, in such a manner that the voltage generator is suitable for use as a backbias voltage generator, as an internal high voltage generator, or as an internal power voltage generator, whereby the voltage is maintained at a constant level. Therefore, the charge pumping capacity is not adjusted by means of the pumping capacitor, but by the oscillation rate to adjust the pumping capacity to compensate for variations of the load. Accordingly, a large capacitor is not required, and the size of the transistor driving the pumping capacitor does not have to be large. Consequently, the peak current can be reduced, and the oscillating frequency (**pulse rate**) can be adjusted for the relevant purpose. Therefore, the charge pumping rate per unit of time can be increased or decreased in an easy manner.

Brief Summary Text - BSTX (23):
 In achieving the above object, the voltage generator for use in a semiconductor device according to the present invention includes: a rectifier for producing a dc voltage power by rectifying clock signals; an oscillator including an odd number of inverters connected in series, and with the output of the last inverter fed back to the first inverter so as to oscillate clock **pulses**; and one or more bypass circuit connected so as for the output of the first inverter to bypass one or more intermediate inverters, and connected and disconnected by a control switch.

Details Text Image HTML KWIC

U.S. Patent Oct. 24, 1995 Sheet 2 of 4 5,461,591

FIG. 3

FIG. 4

FIG. 5

Details Text Image HTML Full

▲☉ΓÇÖ☉; 7-20-2005"

@PJL SET JOBATTR="JobAcct1=TLe3"

@PJL SET JOBATTR="JobAcct2=WS0

including an odd number of invertors connected in series, and with the output of the last inverter fed back to the first inverter so as to oscillate clock pulses; and one or more bypass circuit connected so as for the output of the first inverter to bypass one or more intermediate invertors, and connected and disconnected by a control switch.

Brief Summary Text - BSTX (28):

The first input terminals of the three 2-input NAND gate are connected to the oscillating circuit in series to receive the circulating signals, while their second input terminals receive a power stabilizing signal which is generated when the internal power voltage of the semiconductor memory device rises to a certain predetermined level.

Brief Summary Text - BSTX (29):

The control switch of the internal high voltage generator is turned on or off by the internal high voltage level detecting signals or by the word line enable signals.

Brief Summary Text - BSTX (30):

The bypass circuit forms: a first bypass circuit having a control switch which is turned on or off by the internal high voltage level detecting signals; and a second bypass circuit having a control switch which is turned on or off by the word line enable signals.

Drawing Description Text - DRTX (3):

FIG. 1 illustrates the circuit of the conventional voltage generator for use in a conventional semiconductor memory device;

Drawing Description Text - DRTX (4):

FIG. 2 is a block diagram showing the constitution of the internal backbias voltage generator for use in a conventional semiconductor memory device;

Detailed Description Text - DETX (3):

As shown in the block diagram of FIG. 5, invertors are serially arranged in the number of N (odd number), i.e., In1, In2, In3, In4, . . . InN, . . . INN-3, INN-2, INN-1, InN. Further, rectifiers REC which are same as the conventional ones are connected to the output of the invertors, thereby generating dc power. Further, there are installed a plurality of bypass circuits 51, 52 and 53 for bypassing an arbitrary even number of the invertors. Bypassing is made by circulating oscillating signals Sg, so that the oscillating period can be controlled. Here, the plurality of the invertors perform the function of the inversion as shown in FIG. 3 and the function of delay. First, second and third control switches Sw1, Sw2 and Sw3 are inserted into the bypass circuits to connect or disconnect the bypass circuit. If the switch Sw1 is turned on to bypass the circulating oscillation signals through the first bypass circuit 51, the oscillation period becomes shortest (refer to

U.S. Patent

Oct. 24, 1995

Sheet 2 of 4

5,461,591



FIG. 4




FIG. 3




FIG. 5

